METHOD OF SELECTIVELY BUILDING REDUNDANT LOGIC STRUCTURES TO IMPROVE FAULT TOLERANCE Goodnow, et al. BUR920030125US1 1/2

20

use ieee.std_logic_1164.all;

Library ieee;

ENTITY mydesign IS PORT (in1, in2:

(in1, in2: in std_logic_vector(3 downto 0)

out1, out2: outstd_logic_vector(3 downto 0)

end;

ARCHITECTURE udcounter_arch of udcounter IS signal sig1, sig2: std_logic_vector(3 downto 0);

begin

sig1 <= in1 or in2

sig2 <= in2 and in2;

copies Implement 3 unction. out1 <= FT(sig1); --Out1 is a critical f

and voter

FPGA.

Create only one copy rant. out2 <= sig2; ==Out2 is not fault tole

end

FIG. 1

METHOD OF SELECTIVELY BUILDING REDUNDANT LOGIC STRUCTURES TO IMPROVE FAULT TOLERANCE Goodnow, et al. BUR920030125US1

